
THIRD QUARTERLY REPORT

NONDISSIPATIVE DC to DC REGULATOR-CONVERTER STUDY



for

GODDARD SPACE FLIGHT CENTER Greenbelt, Maryland

NONDISSIPATIVE DC TO DC REGULATOR-CONVERTER STUDY

THIRD QUARTERLY REPORT
15 DECEMBER 1964 TO 15 AUGUST 1965

CONTRACT NO. NAS 5-3921

GODDARD SPACE FLIGHT CENTER GREENBELT, MARYLAND

Prepared By trunks

Frank L. Raposa

Assistant Project Engineer

Approved By:

William E. Miche Project Engineer

HAMILTON STANDARD DIVISION UNITED AIRCRAFT CORPORATION BROAD BROOK, CONNECTICUT

I. ABSTRACT

The effort in the third quarterly period included the following:

- 1. Initial Breadboard development of the self-stabilizing chopper power Stage.
- 2. Evaluation of several frequency control stages.
- 3. Test and evaluation of the frequency-efficiency characteristics of the self-stabilizing chopper.
- 4. Size and weight analysis of the self-stabilizing chopper.

The results of the effort for this quarterly period are:

- 1. The final configuration for the power stage is a single-ended self-stabilizing chopper. The basic self-stabilizing concept requires a means of circuit starting for each half cycle; an external gate trigger pulse is utilized for this purpose. A means of current limiting is required to prevent circuit recovery time lag of the self-stabilizing chopper; a degenerative feedback current limit method is utilized for this purpose.
- 2. A saturating core square wave oscillator has been selected for this phase of the program as the variable frequency source.
- 3. The frequency-efficiency characteristics of the 10-watt self-stabilizing chopper show relatively small changes in peak efficiency at minimum line voltage but significant changes in efficiency at maximum line voltage.
- 4. The nominal switching frequency of the 10-watt chopper regulator should be at least 25 KC to insure meeting the design goal component weight of 0.63 pounds. The component volume estimate at 25 KC is approximately 6 cubic inches which is well under the 15 cubic inch design goal.

TABLE OF CONTENTS

SECTION	TITLE		PAGE	
I	Abst	Abstract		
II	Purp	Purpose		
III	Intro	Introduction		
īv	Technical Discussion		•	
	Α.	Initial Development of the Self Stabilizing Chopper Power Stage	3	
	В.	Frequency Control Stages	26	
	C.	Frequency-Efficiency Characteristics	35	
	D.	Size and Weight Analysis	44	
v	Conc	B. Frequency Control StagesC. Frequency-Efficiency Characteristics		
VI	Prog	gram for Next Interval	53	
VII	Bibli	iography	54	
VIII	Conferences		55	
IX	New	Technology	55	

PAGE

LIST OF TABLES AND ILLUSTRATIONS

TITLE

TABLE

1.	Magnetic Properties for Switching Cores		
2.	RMS Drive Current for Different Current Limiting Approaches		
3.	Efficiency Data for 5 KC Frequency Efficiency Test	36	
4.	Efficiency Data for 10 KC Frequency Efficiency Test	37	
5.	Efficiency Data for 20 KC Frequency Efficiency Test	38	
6.	Efficiency Data for 30 KC Frequency Efficiency Test	39	
7.	Weight and Volume Analysis of the Frequency Control Stage	46	
8	Weight and Volume Analysis of the Driver/ Gate Stage	47	
9.	Weight and Volume analysis of the Chopper Power Stage	48	
10.	Weight and Volume Analysis of the Output Filter Stage	49	
FIGURE	TITLE	PAGE	
1.	Basic Self Stabilizing Chopper Power Stage		
2.	Modified Self Stabilizing Chopper Power Stage	4	
3.	Self Stabilizing Chopper Power Stage Using Gate Pulse Starting		
4.	Current Response for a Square Loop Core to a Constant Voltage Excitation	8	
5.	Saturation Characteristic of Ferrite Driver Trans- former	10	
6.	Saturation Characteristic of Deltamax Driver Transformer	11	
_		_	
7.	No Current Limiting	13	

LIST OF TABLES AND ILLUSTRATIONS (Continued)

FIGURE	TITLE		
8.	Resistive Current Limiting	13	
9.	Degenerative Feedback Current Limiting	14	
10.	Transistor Current Limiting	14	
11.	Collector-Emitter Voltage Waveform and Collector Current Waveform of Chopper Driver Stage With No Current Limiting	18	
12	Collector-Emitter Voltage Waveform and Collector Current Waveform of Chopper Driver Stage With 5 s. Current Limiting	19	
13.	Collector-Emitter Voltage Waveform and Collector Current Waveform of Chopper Driver Stage With 26s- Emitter Feedback	20	
14.	Frequency Characteristics Versus Input Voltage	21	
15.	Single Ended Self-Stabilizing Chopper	24	
16.	Unijunction Transistor Relaxation Oscillator	27	
17.	Astable Multivibrator Oscillator	30	
18.	Saturating Core Square Wave Oscillator	33	
19.	Full Load Efficiency Versus Input Voltage	40	
20.	No Load Losses Versus Input Voltage	42	
21	Efficiency of 30 KC Chopper Under Varying Loads	43	
22.	System Schematic for Size and Weight Analysis	50	
23.	Summary of Size and Weight Analysis of 10 Watt Chopper Regulator	51	

II. PURPOSE

The purpose of this program is to provide concepts, techniques, and developed modular circuitry for non-dissipative DC to DC converters in the power range of 0 to 100 watts.

Major program goals are the maximization of efficiency, simplicity, and reliability, along with minimization of size, weight, and response times of the converters.

The circuits are to be modular in concept, so that a minimum of development is required to tailor a circuit to a specific application requirement. The concepts should also allow, inasmuch as practical, for the use of state-of-the-art manufacturing techniques.

The program is multi-phased, including a study, analysis, and design phase, and a breadboard phase during which the concepts are to be verified by construction and test of eight breadboards.

III. INTRODUCTION

The work of the previous quarter included the following:

- 1. Initial development of the self-stabilizing chopper power stage.
- 2. Frequency control stages
- 3. Frequency-efficiency characteristics of the self-stabilizing chopper regulator.
- 4. Size and weight analysis of the self-stabilizing chopper regulator

Several problem areas with the self-stabilizing scheme were uncovered early in the breadboard development phase which required extensive investigations. The problems were associated with circuit starting, circuit recovery time, and balanced operation. Solutions to each of these problems were determined.

Breadboard investigations of several variable frequency sources were made to determine the most applicable frequency source for this phase of the program. The following circuits were considered; the unijunction transistor relaxation oscillator, the astable multivibrator oscillator, and the saturating core square wave oscillator.

The frequency-efficiency characteristics of the self-stabilizing chopper regulator were obtained. Tests were run at nominal switching frequencies of 5, 10, 20, and 30 KC.

A size and weight analysis of the self-stabilizing chopper regulator was obtained for the above nominal switching frequencies. Results of the frequency-efficiency testing and of the size and the size and weight analysis were used to determine the optimum switching frequency for the chopper regulator.

IV TECHNICAL DISCUSSION

A. INITIAL DEVELOPMENT OF THE SELF STABILIZING CHOPPER

The basic self stabilizing chopper power stage shown in figure 1, consists of two power transistors Ql and Q2, two driver transistors Q3 and Q4 and a base drive transformer Tl. Resistors R2 and R4 control the base current supplied to Ql and Q2. Self stabilization of the chopper is obtained through the constant volt second product of the saturating core drive transformer. The volt second product of this transformer is capable of sustaining a voltage of E volts for a time of t seconds. If E increases t must decrease to maintain the constant volt second product; hence; automatic stabilization is accomplished for input line variations.

A description of clrcuit operation follows; assume transistor Q3 is biased in the forward direction. If the leakage current through resistor R3 is sufficient to turn on transistor Q2 slightly, part of voltage E will be applied across transformer Tl. Current will flow through transistor Q3 thus driving transistor Q2 into saturation and delivering power to the load. Drive voltage for transistor Q2 is maintained for Et volt-seconds until transformer Tl saturates. Drive voltage for transistor Q2 collapses after saturation of the drive transformer, thus turning transistor Q2 off. The chopper circuit is forced into a cut-off state until transistor Q4 becomes energized. When transistor Q4 becomes energized the cycle repeats itself with transistor Q1 delivering power to the load. Note that starting of the self-stabilizing chopper is required to initiate each half cycle.

Several problem areas with the self stabilizing chopper scheme were uncovered early in the breadboard development phase. One problem was associated with circuit starting. A second problem was associated with insuring rapid turn off of the self stabilizing chopper after the drive transformer Tl had saturated. A third problem was associated with obtaining a balanced output of the push-pull stage consisting of transistors Ql and Q2.

Circuit Starting Problem

An external means of starting the self-stabilizing chopper is required to initiate each half cycle of operation. This is necessary since the saturation of the drive transformer Tl during the previous half cycle shuts off the main chopper transistors. The circuit shown in figure 1, depends on leakage through resistors Rl and R3 to energize transformer Tl.

This method of starting was found to be unsatisfactory during the preliminary breadboard stages. The component resistance values of Rl and R3 had to be set at relatively low values to initiate circuit turn on. However, the resultant values of these resistors produced sufficient base drive from the main supply voltage to keep the chopper transistors switched on independent of the drive voltage provided by the drive transformer Tl.




Figure 1 BASIC SELF STABILIZING CHOPPER POWER STAGE




Figure 2 MODIFIED SELF STABILIZING CHOPPER POWER STAGE

The modification shown in figure 2, was tried to solve this starting problem. This modification eliminated resistors R1 and R3 and added an alternate starting resistor RS. Resistor RS was connected directly across transistors Q1 and Q2 to lead the main supply voltage directly to the primary of transformer T1. The intended solution was to set resistor RS to a value low enough to provide sufficient leakage around transistors Q1 and Q2 to energize transformer T1. Note, however, that RS has now provided a direct coupling path between input and output.

This method of circuit starting was breadboarded and evaluated. It was determined that the resistance value was dependent on the input voltage. For example, at 10 volts input it was found that RS had to be set as low as 30 for to provide sufficient turn on drive. This approach was discarded because the requirement for a small value of RS would provide low impedance coupling between the input and output of the circuit.

The modification shown in figure 3, was investigated as another possible solution to the starting problem. This circuit utilized a gate pulse input rather than the fixed leakage coupling previously discussed. The gate pulse, which is coupled through diodes Dl and D2, momentarily connects the supply voltage to the bases of transistors Ql and Q2. These transistors are momentarily driven on, thus allowing the supply voltage to be impressed across transformer Tl. The regeneration process is initiated and the circuit operates as previously described.

The gate pulse is synchronized to the variable frequency square wave source so that the gate pulse is applied at the same instant that either transistor Q3 or Q4 is forward biased.

Satisfactory starting characteristics were obtained with this starting method. All further breadboard testing was done using the gate pulse starting technique.

Circuit Recovery Time Lag Problem

The finite recovery time of the main chopper transistors, after the driver transformer Tl has saturated, results in a transient low impedance condition existing across the input voltage. This causes a large current spike to be drawn through the driver transformer. This current spike introduces an additional time delay in circuit recovery time, thus resulting in significant power losses for the system. Preliminary breadboard testing indicated that if this current pulse could be limited, the recovery time of the chopper circuit could be increased, and the power losses associated with this recovery lag could be minimized.

Investigations were conducted to determine solutions to this problem. The investigations involved studies of both the inherent characteristics of the driver transformer, and of circuit methods for achieving some form of current limiting.




Figure 3 SELF STABILIZING CHOPPER POWER STAGE USING GATE PULSE STARTING

Driver Transformer Investigation

The investigation conducted into the driver transformer was made to determine what effect on the current pulse the inherent characteristics the transformer might have. Studies on the terminal response of switching cores has been reported in detail by Strauss ¹. An approximation up to where saturation occurs, of the current drawn into an open circuited transformer excited by a step voltage of constant amplitude is given by:

$$\dot{L}(t) = \frac{\sigma L V^2}{8N^3 h^2 B_s} t + \frac{H_c L}{N}$$

After saturation occurs the current drawn is determined by:

$$\dot{l}(t) = \frac{\vee}{R} \left(1 - \varepsilon^{-\frac{R}{L}t} \right)$$

where

σ = conductivity of the core

1 = length of core

V = applied voltage

N = number of turns

h = width of core

Bs = maximum flux density

Hc = coercive MMF

R = source resistance (including winding resistance)

L = inductance of coil in air

The above equation for current drawn up to saturation has been derived based on the following assumptions:

- 1. The radius of curvature of the core is large compared to the thickness of the core d.
- 2. The width of the core h is much greater than the thickness of the core d.
- 3. The hysteresis loop is perfectly rectangular.
- 4. The core is initially magnetized at -B_s and switches to +B_s.
- 5. The field penetrates at equal rates from both inside and outside of the core.

Figure 4 shows the terminal current response of the square-loop core to a constant voltage excitation. The current begins rising linearly from Ic, where Ic is the current due the coercive MMF. At t_s saturation occurs and the current rises exponentially to a steady state value determined by the magnitude of the applied voltage and the magnitude of the source resistance. The slope of the linear portion of the curve is determined by the geometry of the core, its conductivity, and the magnitude squared of the applied voltage.

1.) Strauss, Leonard: Wave Generation and Shaping, New York, McGraw-Hill, 1960.




Figure 4 Current Response of a Square Loop Core
To A Constant Voltage Excitation

TABLE 1 MAGNETIC PROPERTIES FOR SWITCHING CORES


Core Material	Volume Resitivity	Saturation Flux Density B	Coercive MMF H	Squareness Ratio
Deltamax Permalloy Ferrite IG C = 2	45μΩ-cm 55μΩ-cm 100 Ω -cm	15,500 gauss 8,000 gauss 2,750 gauss	0.16 oersteds 0.07 oersteds 0.36 oersteds	0.50- 0.90 typical

The time constant of the exponential rise is determined by the equivalent source resistance and the inductance of the coil in air. This time constant is normally very small, since the air coil inductance of a small toroid is normally in the microhenry range.


For a given transformer core material (σ = constant), the most predominant term of the above equation for limiting the current is N, the number of turns of the winding. A transformer design requiring a large number of turns would have a two fold effect; reduction of the coercive current constant, since this is inversely proportional to N: and reduction of the slope of the eddy current, since this is inversely proportional to the cube of N. A design criteria for a large number of turns would require a transformer of small core area for a given core material and excitation voltage. However, the reduction of core area would have to be made by making the thickness d very small while keeping the width h large, since the width h is also an important term in reducing the eddy current slope. Investigations of fractional mil bobbin cores have shown this condition difficult to meet, since the width to thickness ratio h/d is normally 4.5 to 1.

Table 1 shown some typical magnetic properties of several materials that were investigated for this application. Preliminary calculations using the above equation showed that the finite core would require the least current at saturation since its volume resistivity is several orders of magnitude greater than the other magnetic materials. Preliminary calculations also showed that the final steady state current drawn after saturation would be about the same for each core.

Test comparisons were made between a deltamax and ferrite core. The saturation characteristics for a deltamax and a ferrite driver transformer, breadboarded for the 10-watt chopper, are shown in figures 5 and 6. The saturation characteristic of the deltamax core shows a much more rapid turn off time than the ferrite core. This faster turn off time is probably attributed to the higher squareness ratio of the deltamax core. Measurements of the turn off slope showed that the deltamax transformer had a turn off slope of 4 volts per microseconds compared to 2 volts per microsecond for the ferrite transformer. The results of these tests have indicated that deltamax core materials provide the most desirable characteristics for this circuit application. All further efforts made in determining the solution to this problem utilized this core material.




Waveform Across Primary of Transformer Vertical Scale: 10 volts/cm Horizontal Scale: 10 μsec/cm




Collector-Emitter Waveform Vertical Scale: 5 volts/cm Horizontal Scale; 10 µsec/cm

Figure 5 Saturation Characteristic of Ferrite Driver Transformer



Waveform Across Primary of Transformer Vertical Scale: 10 volts/cm Horizontal Scale: 10 µsec./cm



Collector-Emitter Waveform Vertical Scale: 5 volts/cm Horizontal Scale: 10 µsec/cm

Figure 6 Saturation Characteristic of Deltamax Driver Transformer

Current Limiting Techniques

Investigations were conducted to determine circuit methods for achieving some form of current limiting. The investigation covered three methods of current limiting, designated as resistive current limiting, degenerative feedback current limiting, and transistor current limiting.

The saturation current spike problem could be described as follows. Referring to the circuit shown in figure 7, assume that transistors Q2 and Q3 are conducting.

When transformer Tl saturates, a large current spike is drawn through Tl and transistor Q3 since this traisistor is still forward biased. Transistor Q2 tries to turn off since its base drive is collapsing. However, transistor Q2 has a finite recovery time because of the saturation characteristics of the driver transformer and the inherent transistor recovery time: The saturation current drawn thus becomes very large, forcing the driver transformer further into saturation. This results in a very slow recovery time for the overall circuit and significant power losses for the driver transformer.

Resistive Current Limiting

This circuit approach is shown in figure 8. Assume transistors Q2 and Q3 are driven into saturation. When transformer T1 saturates, a large current spike is again drawn through transformer T1 and transistor Q3. However, the amplitude of this spike becomes limited to some degree by resistor R5. Thus, the transformer is not driven as deeply into saturation as before. This should result in a slightly faster recovery time and less power losses.

Degenerative Feedback Current Limiting

This circuit is shown in figure 9. Again assuming transistor Q2 and Q3 are driven into saturation, a current spike is drawn through transformer Tl and transistor Q3 when Tl saturates. As the current increases, the voltage drop across resistor R6 also increases, which in turn reduces the base emitter bias of transistor Q3. This causes transistor Q3 to come out of saturation, thus introducing a large resistance, into the line. The result is a current spike whose amplitude should be significantly less than that of either of the two previous schemes because of the high impedance of transistor Q3.

Transistor Current Limiting

This circuit approach is shown in figure 10. Assume transistors Q2 and Q3 are driven into saturation. Under normal operation, transistor Q5 is biased into saturation by the network consisting of resistors R7, R8 and R9 and diode D4. When transformer Tl saturates, a spike of current is drawn




Figure 7 NO CURRENT LIMITING




Figure 8 RESISTOR CURRENT LIMITING




Figure 9 DEGENERATIVE FEEDBACK CURRENT LIMITING




Figure 10 TRANSISTOR CURRENT LIMITING

through Tl and transistor Q3. Since the voltage across Tl collapses, the base drive to transistor Q5 is reduced, forcing it to come out of saturation. Thus, the collector to emitter resistance of transistor Q5 is introduced into the line in parallel with resistor R7, and the resultant resistance should be more effective than the resistive current limit approach, since its limiting resistance cannot be made too large because of the normal steady state drive requirement.

Experimental Tests

Breadboard testing was performed to evaluate the different methods of current limiting previously discussed. A series of driver transformer designs was generated at four different nominal frequencies, 5KC, 10KC, 20KC, and 30KC. Variable core geometries were also evaluated to determine what effect this would have on the saturation current drawn. Small adjustments were made for the driver transformer turns ratio to account for the voltage drop caused by the current limiting resistor. Normal transformer turns ratios were set at 4.5 to 1, whereas those for the resistive current limit tests were set at 4.0 to 1.

Tests were performed at 20 volts input for no load and full load, since these represented worst conditions. A small sensing resistor was connected in series with each driver transistor collector, and a HP model 310A wave analyzer was used to measure the RMS components of the drive current. A minimum of ten harmonics were recorded for each test condition, and the total RMS content was calculated from these readings.

The results of these tests are shown in table 2. The RMS current drawn with no current limiting varied from 135 milliamps at 5KC to 735 milliamps at 30KC. The RMS current drawn with 5 resistive current limiting varied from 80 milliamps at 5KC to 269 milliamps at 10KC. No tests were performed with resistive current limiting at 20 and 30 KC. The RMS current drawn with a 10 resistive current feedback varied from 35 milliamps at 5KC to 116 milliamps at 30KC. The average current change from no current limiting to the resistive current limiting was about 3 to 1, whereas the average current change from no current limiting to the degenerative current limiting was about 5 to 1.


The most significant effect on core geometry was attributed to the number of primary turns. By holding core area constant the primary turns were made proportional to switching frequency. The RMS current was significantly less for the lower frequencies than for the higher frequencies. This was to be expected since the current expression discussed in the previous sections showed the current to be inversely proportional to the cube of the primary turns. The variation in core length showed little change in the current drawn.

Only preliminary testing was done with the transistor current limiting approach. It had been hoped that this approach would be at least as good as the resistive current limiting approach without the normal steady state losses that would be associated with this fixed resistor approach. However, the circuit recovery problems discussed earlier also occurred with this approach. Further detailed investigations with this approach were discontinued.


Current and voltage waveshapes for the different methods of current limiting investigated are shown in figures 11 through 13. Figure 11 shows the driver

TABLE 2 RMS DRIVE CURRENT FOR DIFFERENT CURRENT LIMITING APPROACHES

Current Limiting Approaches Core Area (in2 x 10-3) Transformer Core Length Primary Pesign Fre Load Con-No Current 52Resistive 10mDegener-Current ative Feed-Turns Limiting (amp (Inches) quency dition (KC/S) back Current rms) Limiting (amps-rms) Limiting (amps-rms) L 1. 28 2.93 170 5 NL1370 . 0625 L FL0797 . 0461 M 1, 86 2.93 170 5 NL 1490 . 0638 0915 M FL. 420 1.86 2.93 170 5 2120 . 0615 NLP FL1350 . 0384 2.93 173 5 .0610 Н 2. 26 NL 1450 0895 .0410 Η FLO 2, 26 2.93 173 5 NL2090 , 0563 0 FL 1305 . 0369 С 1, 28 160 5 2230 . 0587 3, 32 NLС 1510 . 0352 FLJ 1.77 5.86 87 5 NL1520 . 0603 J 1065 . 0426 FLВ 1.09 1.31 226 10 2610 . 0795 NL1680 В FL. 0557 K 1.28 2.93 87 10 NL2060 .0550 FL1550 . 0470 K O 1, 28 2.93 87 10 NL3860 . 0815 Q FL2740 . 0593 N 1.86 2.93 85 10 2690 . 0880 NLN FL1850 . 0680 R 1.09 1.31 97 20 NL5500 . 1060 R FL4410 . 0903 s 1.24 1.31 97 20 NL5420 . 1050 s FL 4060 . 0955 Α 0.685 1.25 90 30 NL 5970 . 1050 . 0882 FL4600 μ 1.31 1.31 NL7350 64 30 . 1160 FL6050 . 1140




Collector Current Vertical Scale 1 amp/cm Horizontal Scale 4µsec/cm




Collector-Emitter Voltage Vertical Scale: 10 volts/cm Horizontal Scale: 10µsec/cm

Figure 11 Collector-Emitter Voltage Waveform and Collector Current Waveform of Chopper Driver Stage With No Current Limiting




Collector Current Vertical Scale: 0.5 amps/cm Horizontal Scale: 4µsec/cm




Collector-Emitter Voltage Vertical Scale: 10 volts/cm Horizontal Scale: 10µsec/cm

Figure 12 Collector-Emitter Voltage Waveform and Collector Current Waveform of Chopper Driver Stage with 5 a Current Limiting




Collector Current
Vertical Scale: 0.025 amps/cm
Horizontal Scale: 4µsec/cm



Collector-Emitter Voltage Vertical Scale: 10 volts/cm Horizontal Scale: 10µsec/cm

Figure 13 Collector-Emitter Voltage Waveform and Collector Current Waveform of Chopper Driver Stage with 26 St-Emitter Feedback



current and driver collector-emitter voltage with no current limiting applied. The peak current drawn after saturation is in excess of 3.5 amps with a pulse width of approximately 4 microseconds. This pulse width is approximately equal to the recovery time lag of the collector-emitter voltage waveform.

Figure 12 shows the driver current and driver collector-emitter voltage with resistive current limiting applied. The peak current drawn after saturation is approximately 1.3 amps with a pulse width of 3.3 microseconds. This pulse width is approximately equal to the recovery time lag of the collector-emitter voltage waveform. The peak current drawn for this method of current limiting has been reduced to nearly 1/3 of its original value with no current limiting. However, only a slight improvement in recovery time has been produced.

Figure 13 shows the driver current and driver collector-emitter voltage with degenerative feedback current limiting applied. The peak current drawn after saturation is only 0.025 amps with negligible pulse width. The recovery time lag of the collector-emitter voltage is approximately 1.6 microseconds. A significant difference in the collector-emitter waveform of this method of current limiting compared to the previous methods is readily apparent. The additional pulse shown in the collector-emitter waveform is a direct result of the degenerative emitter feedback effect. This additional pulse clearly shows that the driver transistors are no longer saturated during this interval of the cycle. Additional testing has shown that the height and width of this additional pulse are functions of the input voltage.

The experimental testing with the various current limiting techniques investigated have shown that the frequency characteristics of the system are affected by the method of current limiting applied. The curves in figure 14, illustrate this effect. With the no current limiting approach, the peak frequency is 14.7 KC, and a frequency change of approximately 12% is required to maintain a constant output voltage. With the resistive current limiting approach the peak frequency is 14 KC, and a frequency change of approximately 17% is required to maintain a constant output voltage. With the degenerative feedback current limiting approach, the peak frequency drops of 12.3 KC, and a frequency change of 31% is required to maintain a constant output voltage. Investigations are presently being conducted into these effects and will be reported in the next progress report.

Balanced Output Problem

A problem occurred early in the experimental testing with obtaining a balanced output waveform from the push-pull chopper power stage. The asymmetrical output of the push-pull chopper occurred over the entire input voltage range and for all load conditions. The degree of asymmetry was greater at light loads than at full load. This asymmetrical operation of the chopper made operation erratic at low input voltage and heavy load. Conditions were reached where only one side of the push-pull chopper could be pulse width controlled.

Balanced operation of the push-pull chopper could be obtained at specific load and voltage conditions by introducing an imbalance in the driver stage. However, this balanced condition for the chopper existed only over a very limited range of operation.

Preliminary tests indicated that the problem was caused by the input impedance characteristics of the chopper transistors. It appeared that an input impedance mismatch of the chopper transistors reflected an unbalanced load of sufficient magnitude to affect operation of the saturating driver transformer. The chopper transistors used in experimental testing were high frequency switching 2N2880 type devices. These devices have a maximum specified VBE (sat) of 1.2 volts at a collector current of 1 amp and a large signal gain of 10. This results in an input impedance of 12 A. However, data for the same conditions result in a typical input impedance of approximately 8 A. Further, at light collector currents the input impedance becomes greater than 30 A for these devices.

A possible solution to this problem would be to cancel out the impedance variation characteristics of the chopper transistors. To effectively do this would require the series resistors R₂ and R₄ of figure 3 to have values significantly larger than the maximum reflected input impedance characteristics of the chopper transistors. This condition would not be compatible with the high efficiency requirement since significant power losses would now be associated with these resistors. An alternate solution to this problem would be to require matched input impedances for the chopper transistors; this would require both matching of transistor gain and base emitter voltage. In addition, the input characteristics of the transistors would have to be closely matched for all possible voltage and load conditions.

The resultant disadvantages of the solutions discussed above required an investigation for an alternate self-stabilizing chopper scheme. A circuit concept investigated was a single ended version of the basic push-pull chopper. The single ended self-stabilizing chopper power stage is shown in figure 15. Circuit operation is similar to the push-pull chopper except for the output of the driver. The output of the driver is half wave rectified through diodes D3 and D4 and connected in a frequency doubling configuration at the base of transistor Q1. Thus, transistor Q1 operates at twice the




FIGURE 15 SINGLE ENDED SELF-STABILIZING CHOPPER

fundamental frequency of the system. This circuit concept utilizes the full power capability of the driver stage.

The single ended version of the chopper was tested and gave satisfactory performance. All development testing and performance testing discussed in this report was accomplished using the single-ended circuit scheme.

B. FREQUENCY CONTROL STAGES

Investigations were conducted into several methods for obtaining a variable frequency source to be used with the initial development effort of the self stabilizing chopper power stage. These investigations were conducted as a parallel effort with the initial development phase. During the initial development phase frequency sources of varying characteristics were required. The following circuits were breadboarded and evaluated:

- 1. Unijunction transistor relaxation oscillator
- 2. A stable multivibrator oscillator
- 3. Saturable core square wave oscillator

Unijunction Transistor Relaxation Oscillator

The relaxation oscillator circuit is shown in figure 16. This circuit consists of a unijunction transistor oscillator coupled into a bistable multivibrator. The frequency of oscillation is controlled by the RI CI time constant and is defined by the equation $f = \frac{1}{RI \ CI \ In}$ where n is

the intrinsic standoff ratio of the unijunction transistor.

Circuit operation can be described as follows: Capacitor C1 charges through resistor R1 towards the supply voltage. The unijunction transistor remains in a high impedance state until a fraction of the supply voltage is developed across the charging capacitor, this voltage being defined by the intrinsic standoff ratio of the device. At this voltage the unijunction fires into a low impedance state. Capacitor C1 discharges into the device thus producing a positive pulse across resistor R3. The height and width of this pulse are determined by the characteristics of the unijunction and the component values of this circuit.

This pulse is inverted and amplified by Q2 and applied to the triggering network of the bistable multivibrator whose operation can be described as follows: Assume Q4 is on and Q3 is off. Resistors R10 and R11 are holding diodes D1 and D2, respectively, reversed biased. The inverted pulse from transistor Q2 is coupled across capacitors C2 and C3 to the cathodes of D1 and D2, forward biasing D2. This decreases Q4 base drive, thus increasing Q3 base drive. This process is regenerative and proceeds until Q3 is on and Q4 is off.

The resulting output is a half cycle of a square wave, the other half cycle being formed when the relaxation oscillator fires again. Thus the frequency of the multivibrator is one-half that of the oscillator.

The unijunction relaxation oscillator has many features of operation. The first feature is circuit simplicity. A second feature is stable frequency response due to the frequency being dependent on only one RC charging network.

Figure 16 마 으 **73** UNIJUNCTION TRANSISTOR OSCILLATOR ٥ 1 RS S R6 **^**≤+ 23 22 ⋧⋛ VARIABLE FREQUENCY SQUARE WAVE RI3 ሜ≷ 1-C3 Z D2 204 R7

A third feature is a simple method of obtaining a range of frequencies by varying only one parameter, the resistance. This is achieved by utilizing the variable resistance characteristics of a transistor. A fourth feature is a frequency range of greater than 3 - 1 which is obtained by variation of this RC time constant.

Although the unijunction relaxation oscillator operates over a wide range of parameters, there are several limiting conditions which must be considered to satisfy operation. The first condition is a maximum limit of Rl as dictated by the minimum emitter current required to fire the unijunction transistor. This, therefore, sets a limit on the minimum frequency obtainable since the frequency is inversely proportional to the resistance. The second condition is a minimum limit for capacitor Cl below which the amplitude of the emitter voltage will decrease. This decreases the frequency stability, the allowable range of Rl and the output voltage developed across R3. The third condition is that the voltage across R3 is always some fraction of the supply voltage, as defined by the base one to emitter resistance and resistor R3. Therefore, if the supply voltage is low, very low output voltage will be developed.

Experimental Results

A unijunction relaxation oscillator was breadboarded, and a supply voltage of 9 volts was used to simulate the output of the 10 watt chopper. A 2N2647 unijunction transistor was used because the minimum emitter current required to fire the device is lower than that of the older 2N489 family by a factor of 10 - 1. A wide range of frequencies at high frequency is, therefore, obtainable but at a low supply voltage of 9 volts. This can be achieved only at a much higher supply voltage with the 2N489 family.

With capacitor Cl equal to .0082 μ f and Rl variable from about 30 K α to 4.8 K α , a frequency range of 4,000 cps to 24,000 cps or a 6 - 1 range was recorded.

Only preliminary design calculations were made for frequencies up to 60 KC/s. A nine volt supply and a 2N2647 unijunction transistor were used as before. A low capacitance of .002 μf and less was used to satisfy the high frequency requirement. From the results it was concluded that there would not be enough output voltage developed to fire the next stage. This was caused by the low supply voltage of nine volts and by the capacitance being 0.002 μf and less. The effect of a low capacitance value is described in limiting condition #2.

Astable Multivibrator Oscillator

This circuit is shown in figure 17. It consists of an astable multivibrator coupled into a bistable multivibrator. The frequency of operation is set by the R3-Cl and R4-C2 time constant and is defined by the equation

$$F = \frac{1}{2(R3 Cl) \ln (1 + \frac{Vl}{Vc})}$$

To understand the operation of the astable multivibrator, assume that Q2 is being held on by the current through R4 and that Q1 is being held off by a reverse voltage from C1. C2 charges towards V1. C1 charges towards Vc-Vo. When C1 develops a slightly positive voltage with respect to ground on the base of Q1, the transistor conducts, lowering its collector voltage. This voltage drop is coupled across C2 to Q2 and begins to turn Q2 off. This process proceeds until Q1 is on and Q2 is off. The resultant output is a half cycle of a square wave, the other half cycle being formed when Q1 turns off and Q2 turns on.

Diodes D1 and D2 from emitter to base on Q1 and Q2 clamp the reverse emitter voltage seen by the off transistor. Diodes D3 and D4 prevent C1 and C2 from discharging through diodes D1 and D2.


The output signal from the oscillator gates the bistable multivibrator on and off, producing a square wave output whose frequency is one-half that of the astable multivibrator.

The features of operation of the astable multivibrator are as follows: The first feature is a frequency of oscillation which is independent of supply voltage unlike the unijunction transistor relaxation oscillator. A second feature is a frequency range which is proportional to the natural logarithm of the ratio of voltage Vc to the sum of Vc and the supply voltage, Vl. However, this range is limited by the minium value of Vc which will still provide sufficient base drive to turn the transistors on into saturation.

One limitation involved in the operation of the astable multivibrator is its inherent frequency drift. This is due to fluctuations in supply voltage which will vary the charging of the capacitor. Thus, the firing point of the off transistor will not always occur with the same half period of oscillation. A further limitation is the asymmetry of the collector waveform because of component tolerances within the circuit.

Experimental Results

An astable multivibrator was breadboarded, and a 9 volt supply voltage was used to simulate the output of the 10 watt chopper.



ASTABLE MULTIVIBRATOR OSCILLATOR Figure 17

Through variation of the R3-Cl and R4-C2 time constant, frequencies up to 80 Kc/s were obtained. However, the maximum frequency range was limited to about 1 1/2 to 1 because the frequency bottomed out when voltage Vc approached four volts or less. This occurred because insufficient base drive was developed to drive the transistors into saturation. The transistors still switched on, but never went into saturation. Thus, the frequency increased nonlinearly as Vc was varied below four volts.

The frequency also tended to drift about 15 cps because of the variation in the firing point of the off transistor.

Saturating Core Square Wave Oscillator

This circuit is shown in figure 18. It consists of a push-pull amplifier. a saturating transformer which supplies base drive to the transistors and an output coupling transformer.

Circuit operation can be described as follows. When voltage is applied, the starting circuit consisting of diode Dl, and resistor R4 forward biases either transistor Ql or Q2 into conduction. Regeneration occurs through the feedback loop consisting of resistor Rl and drive transformer Tl.

Transformer Tl is designed to saturate, after a given time, with the available supply voltage. As the core of Tl saturates, it demands more magnetizing current. This increased current causes an increased voltage drop across Rl, which causes a decrease in the primary voltage of Tl. Degeneration takes place until transistor Ql no longer conducts and polarity reversal occurs. Transistor Ω l becomes forward biased and the cycle repeats itself.

The frequency of oscillation is defined by the equation $f = \frac{E \times 10^8}{4N B A}$


where N is the number of turns on the primary, B is the flux density in lines/sq. inch, and A is the cross sectional area of core in sq. inches. The voltage, E impressed across the primary of transformer Tl, is a square wave with a peak amplitude equal to twice the supply voltage minus the drop across the feedback resistor Rl.

This circuit has many features of operation. The first feature is its stable frequency response, since for a fixed applied voltage, the frequency stability is dependent only on the saturation flux density of the driver transformer core. A second feature is that frequency control can be made dependent on only one parameter, the applied voltage E. Variation of the applied voltage E is easily accomplished by varying the feedback resistor RI; variation of RI can be achieved by utilizing the variable resistance characteristic of a transistor. Another feature of operation of this circuit is that there is no frequency limitation due to the supply voltage magnitude.

The range of frequency of the oscillator is determined by two conditions. The minimum base-emitter voltage required to drive the switching transistors Ol and Q2 determines the lower limit of operating frequency. The maximum rated reverse bias base-emitter voltage determines the upper limit of operating frequency.

A serious limitation of this circuit, compared to the previous circuits investigated, is that transformers are required.

The second second



SATURATING CORE SOUARE WAVE OSCILLATOR Figure 18

Experimental Results

The saturable core square wave oscillator was breadboarded and a supply voltage of 10 volts was used. A 2N1893 type transistor was used for transistors Ql and Q2, because its maximum reverse bias base-emitter voltage rating of 7 volts would allow for a relatively large range of frequency operation.

Test results showed that a frequency range of about 2.5 to 1 was obtained. The change in frequency was proportional to resistor R1, with frequency decreasing for increasing R1. However, the circuit exhibited a bottoming effect with further increases in resistor R1 resulting in increases in the output frequency of the circuit. This bottoming effect was probably caused by a current limiting condition set by resistor R1 on the feedback network of the oscillator.

C. EFFICIENCY VERSUS FREQUENCY

Efficiency tests were run on the self stabilizing chopper power stage and output filter at several switching frequencies. These tests were performed to determine the frequency-efficiency characteristics of this circuit. The power stage was operated in a single ended configuration, and a constant 470 Ω load (approximately 2% load) was maintained across the output terminals to simulate normal control circuit loading. The efficiency measurements were based on power measurements at the input of the chopper power stage and at the output of the filter. The input power measurements included gate drive power but did not include frequency control stage power or buffer driver stage power. Efficiency measurements were made for nominal switching frequency designs of 5, 10, 20, and 30 KC. The degenerative feedback current limiting technique was used in these tests.

The results of the frequency-efficiency tests are shown in tables 3 through 6. Figure 19 shows the full load efficiency versus input voltage for each of the frequencies tested. The curves also show that the drop off of efficiency is more rapid for the higher switching frequencies. The peak efficiency for the 5KC test was 91.5% whereas the peak efficiency for the 30 KC test was 86.3%; both of these points occurred at 10 volts input. At 20 volts input the efficiency for the 5KC test dropped to 79.0% whereas the efficiency for the 30KC test was only 68.6%.

Investigations were conducted to determine the distribution of losses in the circuit. Instrument measurements were made at the input and output of the circuit. Waveform analysis at the input to the filter was performed to determine the input power to the filter. The power losses of the power stage and driver stage were obtained by subtracting the input power to filter from the total, input power to the circuit. Measurements were made for the 20 KC test and are summarized below:

Input Voltage	Input Power	Output Power	Drive Losses	Filter Losses
10 V	11.0	9.40	0.50	1.10
13V	11.7	9.45	0.40	1.85
15 V	12.1	9.45	0.60	2. 05
20V	12.8	9.45	0. 95	2.40

This data should be interpreted as only indications of the distribution of losses, since errors were introduced in the waveform analysis of the power input to the filter. These errors were a result of the simplifications made to the voltage and current waveforms so that simple graphical methods could be utilized.


The bulk of the power losses were in the filter circuit with the losses

TABLE	Ξ 3	EFFICI	ENCY DAT	'A FOR 51	KC/S FRE	EQUENCY	
		EFFI	CIENCY T	EST - TR	ANSFOR	MER P	
E in	Ī in (Amps)	E out (Volts)	I out	Pin	Pout (Watts)	Efficiency	1 /
			(Amps) No Loa		(watts)	(%)	(CPS)
10 12	.051 .059	9.00 9.01		.510 .708			3789 3740
14	.063	9.01		.880			3623
16 18	.065 .066	9.00 9.00		1.04 1.19			3507 3400
20	.0665	8.99		1.33			3300
			1/4 Load				
10	.300	9.01	. 287	3.00	2.59	86.3	3935
12 14	.265 .242	9.01 9.01	.287 .287	3.17 3.39	2.59 2.59	81.8 76.5	3879 3834
16 18	.225 .210	9.00 9.01	. 287 . 286	3.60 3.88	2.59 2.57	72.0 66.9	3764 3690
20	.195	9.01	. 286	3.90	2.57	66.0	3631
			1/2 Load				
10 12	.530 .460	9.00 9.00	.535 5.35	5.30 5.51	4.82 4.82	91.0 87.5	4036 3978
14	.415	9.01	• 535	5.81	4.82	83.0	3922
16 18	.380 .350	9.01 9.01	.535 .537	6.08 6.30	4.82 4.84	79.3 76.5	3870 3801
20	. 325	9.01	. 542	6.50	4.87	74.2	3734
			3/4 Load				į
10	.780	9.00	.800	7.80	7.20		4123
12 14	.680 .600	8.99 9.00	8.00 .800	8.15 8.40	7.20 7.20	88.4 85.7	4072 4010
16	.540	9.01	.800	8,64	7.20	83,3	3963
18 20	.490 .450	9.01 9.01	.800 .800	8.80 9.00	7.20 7.20	81.9 80.0	3886 38 2 5
			Full Load	l			
10	1.030	9.01	1.05	10.30	9.45	91.5	4230
12 14	.880 .775	9.01 9.00	1.05 1.05	10.57 10.85	9.45 9.45	89.5 87.0	4158 4078
16	.710	9.00	1.05	11.35	9.45	83.3	4040
18 20	.645 .600	9.01 9.00	1.06 1.07	11.61 12.00	9.52 9.63	82.0 80.2	3970 3916

TABL	E 4		ENCY DA' FICIENCY				(
Ē in	I in	E out	Iout	Pin			Fueguener
	(Amps)	(Volts)	(Amps)	(Watts)	(Watts)		Frequency (CPS)
			No Loa	d			
10 12	.065 .075	9.00 9.00		.65 .90	1		6608 6405
14	.079	9.00		1,11			6138
16 18	.0815	9.00		1.30 1.47			5935
20	.0815 .0815	9.00 9.00		1.63			5678 5481
			1/4 Load		·		
10	.310	9.01	.290	3.10	2.61	3 (6954
12 14	.282 .260	9.00 9.00	.290 .290	3.27 3.64	2.61 2.61	-	6754 6545
16	.242	9.01	.290	3.87	2.61	67.4	6393
18 20	.228 .215	9.01 9.01	.290 .290	4.10 5.30	2.61 2.61		6177 6024
 	,		1/2 Load	•	'	,	
10	. 555	9.01	. 550	5.55	4.95		7235
12 14	. 485 . 435	9.01 9.00	.550 .550	5.83 6.08	4.95 4.95		7003 6785
16 18	.400	9.01	.550	6.40	4.95	77.2	6648
20	.370 .345	9.01 9.01	.550 .550	6.66 6.90	4.95 4.95		6492 6296
		•	3/4 Load				
10	.810	9.00	.820	8.10	7.38		7395
12 14	.705 .620	9.01 9.00	.810 .805	8.46 8.68	7.29 7.23		7211 6985
16	. 570	9.01	.810	9.12	7.29	80.0	6868
18 20	.520 .475	9.01 9.01	.810 .805	9.36 9.50	7.29 7.23		6699 652 2
	•	-	Full Load		'	•	
	1.060	9.01	1.06	10.60	9.55	90.0	7619
12 14	.905 .810	9.00 9.01	1.06 1.06	10.85 11.34	9.55 9.55	88.0	7369
16	.720	9.00	1,06	11.54	9.55 9.55		7227 6996
18 20	.655 .610	9.00 9.01	1.06 1.07	11.80 12.20	9.55 9.63		6839 6714
20	.010	/ . 01	1.01	10,00	7.03	1700	0111

TABLE	5		ENCY DAT FICIENCY				
E in (Volts)	I in (Amps)	E out (Volts)	I out (Amps)	P in (Watts)	P out (Watts)		Frequency (CPS)
10 12 14 16 18 20	.096 .106 .113 .112 .114	9.01 9.00 9.00 8.99 9.00 9.00	No Load	d .96 1.27 1.58 1.79 2.05 2.26			12522 11885 11087 10371 9.817 9.288
			1/4 Loa	.d			
10 12 14 16 18 20	. 335 . 318 . 290 . 275 . 255 . 245	9.00 9.01 9.00 9.00 8.99 9.00	.290 .289 .290 .290 .290	3.35 3.82 4.06 4.40 4.60 4.90	2.61 2.61 2.61 2.61 2.61 2.61	78. 0 68. 3 64. 3 59. 4 56. 8 53. 3	13660 12670 12017 11446 10818 10353
			1/2 Loa	ď			
10 12 14 16 18 20	.570 .510 .470 .425 .393 .370	9.01 9.00 8.99 9.00 9.00	.550 .545 .545 .545 .545	5.70 6.11 6.58 6.80 7.07 7.40	4.95 4.90 4.90 4.90 4.90 4.90	86. 9 80. 3 74. 5 72. 1 69. 4 66. 3	14261 13405 12522 12035 11390 10932
			3/4 Loa	ad			
10 12 14 16 18 20	.835 .735 .655 .595 .542	9.01 9.01 9.01 9.01 9.01 9.00	.815 .815 .815 .805 .805	8.35 8.83 9.16 9.50 9.75 10.00	7.33 7.33 7.33 7.25 7.25 7.25	87.9 83.0 80.0 76.4 74.5 72.5	14967 14048 13304 12468 12087 11475
			Full Lo	ad			
10 12 14 16 18 20	1.075 .935 .825 .750 .680 .630	9.00 9.00 9.00 9.01 9.01 9.00	1.06 1.06 1.05 1.05 1.05 1.05	10.75 11.20 11.50 12.00 12.30 12.60	9. 54 9. 54 9. 45 9. 45 9. 45 9. 36	88.7 85.1 82.0 78.6 76.6 74.3	15342 14502 13613 13196 12470 12367

TABLE	6	EF	FICIENCY EFFIC	DATA FO			
	· ·	·					
E in (Volts)	I in (Amps)	E out (Volts)	I out (Amps)	P in (Watts)	Pout (Watts)	Efficiency (%)	Frequency (CPS)
10 12	.120	9.00	NO LC	0AD 1, 20			17409'
14 16 18 20	.155 .155 .153 .150	9. 01 9. 01 9. 01 9. 01	1/4 Load	2. 17 2. 48 2. 76 3. 00			15243 13866 12925 12229
10	.360	9.00		12 60 1	2.61	72 4	110024
10 12 14 16 18 20	.342 .325 .312 .295	9.00 8.99 9.00 9.01 9.00	.290 .290 .290 .290 .290 .290	3.60 4.10 4.55 5.00 5.31 5.60	2.61 2.61 2.61 2.61 2.61	72.4 63.6 57.3 52.2 49.1 46.6	18934 17447 16487 15442 14265
			1/2 Load				·
10 12 14 16 18 20	. 595 . 540 . 490 . 465 . 430 . 405	9.00 9.00 9.00 9.02 9.00 9.00	.550 .550 .540 .545 .545 .545 3/4 Load	5. 95 6. 48 6. 86 7. 44 7. 74 8. 10	4. 95 4. 95 4. 86 4. 90 4. 90 . 4. 90	83.2 76.4 71.0 65.9 63.4 60.5	19788 18495 17248 16278 15324 14305
10 12 14 16 18 20	.865 .760 .680 .635 .590	9.01 9.00 9.00 9.00 9.03 9.00	.810 .810 .810 .810 .810	8.65 9.13 9.50 10.15 10.62 10.90	7.29 7.29 7.29 7.29 7.29 7.29	84. 2 79. 7 76. 8 71. 7 68. 5 66. 8	20965 19241 18132 17161 16061 15189
			Full Load				
10 12 14 16 18 20	1.115 .975 .860 .790 .725	9.01 9.01 9.01 9.01 9.00 9.01	1.07 1.06 1.05 1.05 1.05 1.05	11.15 11.70 12.05 12.62 13.10 13.50	9.61 9.54 9.46 9.46 9.46 9.28	86.3 81.5 75.5 74.9 72.3 68.6	22175 19907 18789 17848 16752 15560



increasing significantly with input voltage. Preliminary tests showed that a significant portion of the power losses at high input voltage occurred across the free wheeling diode. The diode used was a fast switching type, but had a typical forward drop of 0.8 volts at 1 amp. The conduction time of this diode increased to nearly 50% at 20 volts input because of the duty cycle requirement. The remainder of the losses in the filter occurred primarily across the choke as combined AC and DC losses with the DC losses alone being approximately one half watt.


The power stage and driver stage showed relatively high efficiency of operation; the average efficiency of these stages over the input voltage range was 94%. Measurements were made of the drive losses at the input of the main chopper transistor. The drive power was mainly a function of the input voltage and was relatively independent of load. For example, the drive power at 10 volts input varied from 105 milliwatts at no load to 110 milliwatts at full load; the drive power at 20 volts input varied from 405 milliwatts at no load to 470 milliwatts at full load.

The no load losses versus input voltage for each of the frequencies tested are shown in figure 20. These curves show the same general result as the full load efficiency curves. Note that the no load losses are nearly linear with increasing input voltage. These curves exhibit the non linear input impedance characteristic that is typical of the non-dissipative type regulated converter system.


The curves in figure 21, show the efficiency characteristic of the 30KC chopper under varying loads and input voltages. The following analysis could be made for a constant input voltage and varying load:

- l. Drive losses are nearly constant since they have been shown to be voltage dependent only.
- 2. AC losses across the choke tend to increase for increasing load. because the switching frequency increases with increasing load.
- 3. DC losses across the choke increase rapidly for increasing load.
- 4. Free wheeling diode losses tend to decrease for increasing load, because increasing switching frequency decreases the free wheeling diode on time.

These losses, when combined, would produce the characteristics of these curves.



+1



D. SIZE AND WEIGHT ANALYSIS OF THE 10 WATT CHOPPER-REGULATOR

A size and weight analysis was made on the chopper-regulator circuit shown in figure 22. The system schematic breaks the circuit into its several functional sections namely; the frequency control stage, the driver/gate stage, the main chopper stage, and the output filter stage. The size and weight analysis was conducted as a parallel effort along with the initial development work. Consequently, the main chopper stage shows the push-pull connection rather than the single ended connection finally adopted. The size and weight analysis was not modified for the single ended configuration as negligible weight changes would be involved.

Several switching frequencies were analyzed in an effort to determine the optimum frequency of operation for the circuit. The following switching frequencies were considered.

- 5 KC/S
- 10 KC/S
- 15 KC/S
- 20 KC/S
- 25 KC/S
- 30 KC/S

The assumptions on which the size and weight analysis were made are:

- l. Resistors, Small Signal Capacitors, Diodes and Transistors
 All components, except stud-mounted types, were taken as single
 geometric cylinders since the leads were considered negligible. For
 stud-mounted components, the size and weight of the mounting hardware
 were included.
- 2. Transformers

The size and weight estimates for all transformers were based on actual design. The designs were made for one frequency and appropriate scaling was made for the other frequencies.

3. Output filter

Output filter values were determined experimentally for two frequencies. Actual choke designs were made based on this experimental data and appropriate scaling factors were used for the remaining frequencies. Size and weight estimates were based on the following filter values:

Frequency	Inductance	Capacitance
5 KC	5 mh	120 μf
10 KC	3 mh	60 µf
15 KC	2 mh	40 µf
20 KC	1.5 mh	30 µf
25 KC	1.0 mh	2 5 µf
30 KC	.8 mh	20 µf

Tables 7 through 10 summarize the size and weight analysis for the circuit shown in figure 22. The total results are:

Frequency	Weight	${f Size}$
5 KC	.6490 lbs.	5.4822 cu. in.
10 KC	. 5642	4.7220
15 KC	. 4954	4.4408
20 KC	. 4276	4.1248
25 KC	• 3434	3,4322
30 KC	. 2769	2.8674

No size and weight estimates were made on the voltage regulator circuit or on the input filter circuit since breadboard development work is still required for these circuits. However, it could be safely assumed that the resultant size and weight of the voltage regulator circuit would approximate that of the frequency control stage; also, the input filter size and weight would approximate that of the output filter.

The curve in figure 23, summarizes the size and weight analysis taking into account the voltage regulator and input filter stages. To insure meeting the design goal weight of 0.63 pounds for the 10 watt chopper regulator, the switching frequency should be at least 25 KC. The component weight versus switching frequency shows a fairly linear characteristic with a fall off rate of approximately 0.03 lbs/KC. The decrease in component volume is not linear but exhibits similar slope changes at 10 KC, 20 KC, and 30 KC. Around these points the fall off rate of volume is approximately 0.2 cu. in./KC. The non linearity of the volume characteristic is primarily associated with the non linear step changes in volume of the physical components, specifically that of the chokes.

The peak efficiency points discussed in section c are also shown in figure 23 Note that the peak efficiency is relatively flat over the frequency range 10 to 20 KC, whereas the component weight and volume are dropping off at a nearly linear rate. Note also that for frequencies below 10 KC the peak efficiency tends to flatten while component size and weight are continuing to increase. Also for frequencies above 20 KC the peak efficiency tends to begin falling off more rapidly than the size and weight decrease. This would tend to point to an optimum frequency range of 20 to 30 KC for this type of a power supply system where component size and weight are minimized and efficiency is maximized.

TABLE 7	WEIGHT AI	WEIGHT AND VOLUME ANALYSIS OF THE FREQUENCY CONTROL STAGE	ANALYS TROL ST	IS OF THE	
Type Component	Weight Per Unit	Volume Per Unit	No	Total Weight	Total Weight Total Volume
(Frequency Independent)	(lbs.)	(in ³)	Used	(Ibs.)	(in3)
Composition Resistor 1/2W	. 0014	. 0085	3	, 0042	, 0255
Wirewound Potentiometer	0900.	, 1280	~	0900°	.1280
Speed-Up Capacitor	.0040	.0291	2	0800.	.0582
Small Signal Control Transistor	.0030	0820	2	0900.	. 0560
"Silicon Diode	. 0004	. 0024	-	0004	. 0024
Total			6	. 0246	.2701

At 5KC/s At 10KC/S At 15KC/S At 20KC/S At 25KC/S At 30 KC/S At. Vol. Wt. Vo	
Wt. Vgl. Wt. Vol. Wt. Ibs. Ibs. <td>At 5</td>	At 5
. 0059. 0844 . 0059. 0844 . 0033. 0486 . 0033. 0486. 0026 . 0059. 0844 . 0059. 0844 . 0033. 0486 . 0033. 0486. 0026 . 0118. 1688 . 0118. 1688 . 0066. 0972 . 0066. 0972. 0052 . 0364. 4389 . 0364. 4389 . 0312. 3673 . 0312. 3673. 0298	Wt. (1bs.
. 0059. 0844 . 0059, 0844 . 0033, 0486 . 0033. 0486, 0026 . 0118. 1688 . 0118. 1688 . 0066, 0972 . 0066, 0972 . 0052 . 0364, 4389 . 0364, 4389 . 0312, 3673 . 0312, 3673, 0298	. 0083
. 0118. 1688 . 0066. 0972 . 0066. 0972. 0052 . 0364. 4389 . 0312. 3673 . 0312. 3673. 0298	. 0083
.0364,4389 .0312,3673 .0312,3673.0298	. 0166
	. 0412

WEIGHT AND VOLUME ANALYSIS OF THE DRIVER/GATE STAGE

TABLE 8

Type Component (Frequency Independent)	Weight Per Unit (lbs.)	Volume Per Unit (in ³)	No. Used	Total Weight (lbs.)	Total Volume (in ³)
Composition Resistor 1/2W Coupling Capacitor	.0014	.0085	20 . 4	.0280	.1700
Small Signal Control Transistor To-5 Case Silicon Diode	. 0030	. 0280	8 4	. 0240	. 2240
Totals for Driver/Gate Stage			36	9690.	. 5201

The above total weight and volume are the same for all frequencies.

WEIGHT AND VOLUME ANALYSIS OF THE CHOPPER POWER STAGE

TABLE 9

Type Component (Frequency Independent)	Weight Per Unit (1bs.)	Volume Per Unit (in ³)	No. Used	Total Weight (lbs.)	Total Volume (in ³)
Composition Resistor 1/2 W	0014	. 0085	5	. 0070	. 0425
Small Signal Control	0030	. 0280	2	0900	. 0560
×	00392	, 1663	4	,0157	. 6652
•	0004	. 00243	4,	. 0016	8600.
			15	0303	7735

Total

			HSER 3124
OKC/S	Vol. (in ³)	.0208	. 7943
At 3(Wt. (1bs.)	, 0026	. 0329
5KC/S	Vol. (in ³)	.0486	. 8221
At 2	Wt. (1bs.)	. 0033	. 0336
OKC/S	(in^3)	.0486	. 8221
At 2	Wt., (Ibs.)	, 0033	. 0336
5KC/S	V_{ol} . (in ³)	, 0844	,8579
At]	Wt. (lbs.)	, 0059	. 0362
KC/S	Vol. (in ³)	. 0844	. 8579
At 10	Wt. (lbs.)	997 .0059 .0844.0059 .0844.0033 .0486.0033.0486.0026 .0208	.0362 .8579.0362 .8579.0336 .8221.0336.8221.0329 .7943
KC/S	Vol. (in ³)	. 1997	. 9732
At 5	Wt. Vol. Wt. (in3) (in3) (in3) (in3) (in3) (in3) (in3) (in3)	. 0083	.0386
•	No. Used		16
	Type Component (Frequency Dependent)	Driver Transformer	Totais for Chopper Stage 16

TABLE 10

WEIGHT AND VOLUME ANALYSIS OF THE OUTPUT FILTER STAGE

Type Component (Frequency Independent)	Weight Per Unit (lbs.)	Volume Per Unit (in ³)	No. Used	Total Weight (lbs.)	T¬tal Volume (in³)
Rectifier	. 0100	. 1880	1	. 0100	. 1880
Total			1	. 0100	.1880

		-	212/
(C/S (in ³)	8283	. 0533	1. 2413
At 30 KC/S Wt. Vol. ((1bs) (in	.0913	. 1346	, 1446
:/S Vol. (in ³ .)	1,2947	1, 5347	1,7227
At25KC/S Wt, Vol, (lbs.) (in ³	,1529	1990	. 2090
$\frac{7S}{V \circ I_3}$, 9723	2, 2273	2, 4153
At20KC/S Wt. Vo. (lbs.) (in	2343	2832	2932 2
/S Vol. (in ³)	. 1659	. 4359	2, 6239,
AtBKC/S Wt. Vo (lbs.) (i)	2915 2	3432 2	, 3532
5/S Vol. (in ³)	. 4321	. 7171	2,9051
At IOKC/S At EKC/S At 20KC/S At 25KC/S At 30 KC/S Wt. Vol. Wt. Vol. Wt. Vol. Wt. Vol. Wt. Vol. 3 (lbs.) (in ³)	3575 2, 4321 2915 2, 1659, 2343 1, 9723, 1529 1, 2947, 0913, 8283 0545 2850, 0517 2700 0489 2550, 0461 2400, 0433, 2250	. 4120 2. 7171 3432 2. 4359 2832 2. 2273 1990 1. 5347 1346 0533	. 4220 2, 9051, 3532 2, 6239, 2932 2, 4153, 2090 1, 7227, 1446 1, 2413
2/S VA. (in ³)	2,8314		
At 5KC Wt, (lbs.)	. 4323 2. 8314 . 0573 . 3000	, 4896 3. 1314	. 4996 3. 3194
No Used		2	8
Type Component (Frequency Dependent)	Filter Choke Filter Capacitor	Total	Totals for Output Filter Stage





FIGURE 22. SYSTEM SCHEMATIC FOR SIZE AND WEIGHT ANALYSIS



V. CONCLUSIONS AND RECOMMENDATIONS

The final configuration selected for the power stage for the chopper-regulator series is the single - ended self-stabilizing chopper. External gate triggering has been selected as the most suitable means of circuit starting. The degenerative feedback method of current limiting has been shown to be the most effective method of improving circuit recovery time. This method of current limiting requires a significantly larger range of operating frequency to maintain output voltage control; investigations of this effect are presently in progress.

The saturating core square wave oscillator has been selected for this phase of the program as the variable frequency source. The limitations because of the low supply voltage requirement on the frequency range of the unijunction relaxation oscillator and the astable multivibrator oscillator have eliminated these circuits from further consideration for this phase of the program. However, modifications of these circuits should be considered in the follow-on program phase.

The results of the size and weight analysis for the 10 watt chopper regulator have shown that a minimum switching frequency of 25 KC is necessary to meet the design goal weight of 0.63 pounds. The frequency-efficiency tests conducted have shown that the maximum efficiency at this frequency to be limited to approximately 86%. The switching frequency of 25 KC will be selected for the scaling designs of the 25, 50, and 100 watt levels. Indications are that the efficiency at the 100 watt level will meet the design goal of 90%.

The frequency-efficiency tests on the chopper regulator have shown that the peak efficiency occurs at minimum input line and that the rate of efficiency fall off with increasing input line is frequency dependent. For the 5KC test the peak efficiency was 91% and fell off to 79% at maximum input line. For the 30 KC test the peak efficiency was 85% and fell off to 68% at maximum input line. Analysis of these tests have shown that bulk of the power losses are associated with the output filter. Optimization of the output filter in the follow-on program phase should improve this efficiency characteristic.

VI PROGRAM FOR NEXT INTERVAL

During the next quarterly period, effort will be directed to the following areas:

- A. Booster Circuit Investigation. Breadboard investigations will be done to extend the self stabilizing concept to the booster converter power stage.
- B. Breadboard designs. Scaling designs will be done for the four chopper power supplies and for the four booster power supplies. Performance testing will be done on all power supply breadboards, and detailed temperaturε testing will be done on one power supply breadboard.
- C. Phase II Program. Phase II program will be initiated and will include detailed studies of control circuits, and filter circuits, along with improvements of the presently developed power stage circuits.

VII BIBLIOGRAPHY

The references used during this past quarter and in the preparation of this report are listed below.

Anon. Electrical Materials Handbook, Pa., Allegheny Ludlum Steel Corp., 1961

Anon., <u>Reference Data for Radio Engineers</u>, New York, International Telephone and Telegraph Corporation, 1949

Anon., Solid-State Square-Wave Oscillator Power Inverters. Report AN5B, Semiconductor Products Div., Minneapolis-Honneywell Regulator Company, Feb. 15, 1962

Cleary, J. F., Ed., GE Transistor Manual. seventh edition, New York, 1964

Fitchen, Franklin C., <u>Transistor Circuit Analysis and Design</u>, New York, D. Van Nostrand Company, Inc., 1960

Joyce, Maurice V., Clark, Kenneth K., <u>Transistor Circuit Analysis</u>, Addison-Wesley Publishing Co., 1961

Matsch, Leander W., Capacitors, Magnetic Circuits, and Transformers, New Jersey, Prentice-Hall Inc., 1964.

Roehr, William D., Ed., Switching Transistor Handbook, first edition, Motorola, Inc., Semiconductor Products Division, 1963.

Strauss, Leonard, Wave Generation and Shaping, New York, McGraw-Hill, 1960

Walston, Joseph A., ed., <u>Transistor Circuit Design</u>, New York, McGraw-Hill Book Co., Inc., 1963.

VIII CONFERENCES

A conference was held at NASA, Goddard on July 1, 1965. In attendance were Messrs. F. Yagerhofer and E. Pascuitti representing NASA, and Messrs. F. Trifari and F. Raposa representing HSED. Technical status and contract status of the program were reviewed. Program extension for the phase I program and initiation of the phase II program were discussed and agreed upon

IX NEW TECHNOLOGY

Not applicable during this report period.